A lightweight ARMv7 CPU core implemented in Verilog.
Built for a computer architecture course. The CPU supports a subset of ARM instructions and was verified using test benches.
Implemented a pipelined cpu core with three stages: IF, ID, and EX.
It supports a subset of ARM instructions (thumb mode)
Components were simulated in ModelSim